Start an ESIstream serial interface development with Versal ACAP and EV12AQ600 ADC

Get all information to accelerate your ESIstream high-speed serial interface development introducing the Versal ACAP ESIstream package based on the VCK190 Versal AI core development kit.

The Versal ACAP ESIstream package will help you to get started with Versal ACAP and a high-speed data converter that uses the ESIstream serial interface, like EV12AQ600 ADC (FPGA ESIstream RX) and EV12DD700 DAC (FPGA ESIstream).

 


 

Contact Us

Get in touch for technical specifications, pricing, and delivery information. Our team is ready to provide detailed support on product availability, timelines, testing protocols, and compliance.

Get Detailed Pricing, Delivery, Timelines, and Marketing Support

Optin

By submitting you agree to Teledyne Technologies privacy policy and cookie policy.