Simulate EV12AQ600 ADC ESIstream serial interface

Learn how to simulate the EV12AQ600 ADC ESIstream serial interface using Vivado simulator and testbench available in each ESIstream package (KU FPGA, Versal ACAP…).
Learn about synchronization aspects and what the overall latency is made of.
 
EV12AQ600 ADC product webpage 
 
ESIstream web site
 
Youtube video: Get started with the ESIstream serial interface of the EV12AQ600 ADC and a Xilinx FPGA
 
Youtube video: Start an ESIstream serial interface development with Versal ACAP and ADC EV12AQ600
 
 
White paper: Ease Design For Deterministic Latency In UltraFast Digitizing Systems 
 

Contact Us

Get in touch for technical specifications, pricing, and delivery information. Our team is ready to provide detailed support on product availability, timelines, testing protocols, and compliance.

Get Detailed Pricing, Delivery, Timelines, and Marketing Support

Optin

By submitting you agree to Teledyne Technologies privacy policy and cookie policy.