Learn About ADX4 IP to Improve ADC RF Performance at Any Input Frequency and Temperature

This tutorial video explains how to create a Vivado project to implement ADX4 IP on a Kintex Ultrascale FPGA starting from a VHDL design example and using EV12AQ600-ADX-EVM demo board. This tutorial also delivers all steps to load the FPGA bitstream, retrieve sample data processed by the ADX4 IP using Vivado and analyze SFDR performance using a python Graphical User Interface (GUI).

For more info, please click the following links:

EV12AQ600-ADX-EVM demo kit user guide

EV12AQ600 ADC product webpage

 

Contact Us

Get in touch for technical specifications, pricing, and delivery information. Our team is ready to provide detailed support on product availability, timelines, testing protocols, and compliance.

Get Detailed Pricing, Delivery, Timelines, and Marketing Support

Optin

By submitting you agree to Teledyne Technologies privacy policy and cookie policy.