Application Note

1. Introduction

This document provides the e2v ADCs and DMUX users with the different termination techniques to be used with e2v products. A wide panel of configurations for the analog and clock inputs as well as for the data outputs are described in detail.

The principles of each technique are also presented so that one can eventually choose the proper implementation at the input and output of our products, considering one's application.

Finally, this document is not exhaustive. Nevertheless, it covers a wide area in terms of I/O termination techniques.

2. Analog Input Termination Techniques

There are many different termination techniques, which can be used to reduce the impact of the transmission line effects. An overview of the Standard Input termination methods, which can be used for e2v ADCs analog inputs, is provided in the following sections.

Since e2v ADCs are both single-ended and differential-compatible, both cases will be treated in the next sections.

2.1 Single-ended Configuration

The following figure illustrates two input configurations, when the single-ended mode is chosen for the analog input. Here, the common mode of the driving system is assumed to be the same as the one for the analog input of the ADC (Ground).

Figure 2-1. Configuration without Additional Termination Resistor



Figure 2-2. Configuration with 50Ω Termination Resistor



The first configuration may well be used in the case of an ADC device featuring an internal 50Ω termination (inside the cavity for the TS83102G0 10-bit 2 Gsps ADC and on package for the TS8388BG 8-bit 1 Gsps ADC).

The second configuration should be used when the differential analog input of the device is not already 50Ω terminated.

If the system, which is driving the analog input, needs to be terminated externally, the termination techniques are the following.

Figure 2-3. Configuration without Additional Termination Resistor



Figure 2-4. Configuration with 50Ω Termination Resistor



In all the previous configurations, it was assumed that there was no need to adjust the common mode (CM). If the common mode from the driving device is not the same as the one specified for the analog input of the ADC (GROUND), the user may have to choose between the configurations illustrated below.

Figure 2-5. Configuration without Additional Termination Resistor and with Coupling Capacitor



Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

Figure 2-6. Configuration with 50Ω Termination Resistor and with Coupling Capacitor



If the driving system has to be terminated, a 50Ω resistor has to be connected between the output of the system and the ground, as already described in the previous sections.

Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

2.2 Differential Configuration

When the analog input is to be used in differential mode and assuming that the common mode of the driving system is the same as the one for the input of ADC (Ground), the possible configurations are the following:

Figure 2-7. Configuration without Additional Termination Resistor



Figure 2-8. Configuration with Differential 50Ω Termination Resistors and with Grounded Middle Point



Figure 2-9. Configuration with Differential 50Ω Termination Resistors and with Decoupled Middle Point



Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

Figure 2-10. Configuration with Differential 100Ω Termination Resistors and with Floating Middle Point



If the common mode of the driving system is not the same as the one of the input of the ADC, the previous configurations become.

Figure 2-11. Configuration without Additional Termination Resistor



Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

Figure 2-12. Configuration with Differential 50Ω Termination Resistors and with Coupling Capacitors



Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

Figure 2-13. Configuration with Differential 100Ω Termination Resistors and with Coupling Capacitors



Note: The values of the coupling capacitors are given for information only. They may change depending on the input frequency.

The same schemes are valid when the driving system is not terminated. In these cases, the user only has to add the external 50Ω resistors on both outputs of the driving system in the schemes.

The user may only have a single-ended generator to drive the ADC input differentially (preferred way at high sampling rates). In this case, the user still has the opportunity to use a balun. The different configurations in this mode of operation are described in the next section.

2.3 Configuration with a Balun

The following section only represents the three general cases illustrating the use of a balun to convert the single-ended signal from the generator into a differential signal for the ADC input. The different cases with an unterminated driving system have not been presented.
The user can refer to the schemes given previously for these configurations.

Figure 2-14. Configuration without Additional Termination Resistor



Figure 2-15. Configuration with Differential 50Ω Termination Resistors and with Grounded Middle Point



Figure 2-16. Configuration with Differential 100Ω Termination Resistors and with Floating Middle Point



3. Clock Input Termination Techniques

In the case when the clock input of the ADC is not used in ECL levels but is centered around 0V, the configurations presented for the analog inputs (ground common mode voltage), **except the AC coupled cases**, can be transferred to the input clock.

3.1 ECL Single-ended Configuration

With a clock in ECL level, the main idea to abide by is to connect the negative clock to the common mode voltage of the positive clock input: –1.3V (ECL) through a 50Ω termination resistor (if not already implemented).

Figure 3-1. Configuration without Additional 50Ω Termination Resistor



Figure 3-2. Configuration with 50Ω Termination Resistor



3.2 ECL Differential Configuration (ADCs Only)

When the clock is used in differential mode with ECL levels, two cases can be taken into consideration:

- The ADC is 50Ω on-package (or internally) terminated
- The ADC needs an external termination

Each configuration is described in what follows

Figure 3-3. ADC Configuration with External Termination



Figure 3-4. ADC Configuration with 50Ω On-package (or internal) Termination



Note: Since the ADC is already terminated, the standard termination scheme for the ECL driver ($V_{TT} = V_{CC} – 2V$ with $R_t = 50Ω$) does not apply here. The Figure 3-4 is an equivalent termination scheme.

3.3 ECL Differential Configuration (DMUX Only)

Figure 3-5. DMUX Configuration with ECL Differential



Note: Since the ADC is already terminated, the standard termination scheme for the ECL driver ($V_{TT} = V_{CC} - 2V$ with $R_t = 50\Omega$) does not apply here. The Figure 3-5 is an equivalent termination scheme.

4. Digital Input Termination Techniques for the DMUX

The termination technique recommended for the DMUX Data inputs is similar to the one used for the DMUX input clock, since all the DMUX input buffers have been designed according to the same architecture.

Figure 4-1. Digital Input Configuration



Note: Since the ADC is already terminated, the standard termination scheme for the ECL driver ($V_{TT} = V_{CC} – 2V$ with $R_t = 50\Omega$) does not apply here. The Figure 4-1 is an equivalent termination scheme.

5. Data Output Termination Techniques

5.1 Open Loaded Termination (ADCs)

Figure 5-1. TS8388Bx and TS8308500 Open Loaded Output Termination



Figure 5-2. TS83102G0 Open Loaded Output Termination



In the previous configurations, the output level is determined by V_{PLUSD}: ECL/LVDS modes are available (refer to the product data sheets for more information).

5.2 75Ω Termination

For TS8388Bx and TS8308500 Only

Figure 5-3. TS8388Bx and TS8308500 75Ω Termination



5.3 50Ω Termination

For the TS8388BX and TS8308500 ADCs

Figure 5-4. TS8388Bx and TS8308500 50Ω Termination



For the TS83102G0 ADC

Figure 5-5. TS83102G0 50Ω Termination



5.4 (VTT + R) Termination (DMUX Only)

In the specific case of the e2v DMUX, the output buffers need to be terminated with a “VTT + R” termination (see the different schematics) because the DMUX output buffers are in open-emitter configuration.

There are three types of output signals for the DMUX: Data Ready, Digital Output Data and Reference Voltage. All of them have the same behavior against V_{PLUSD} and Swing Adjust, and their associated buffers are similar.

Figure 5-6. DMUX Differential Data Ready Output Buffer



0982B–BDC–03/09

Figure 5-7. DMUX Digital Output Data Buffer



Figure 5-8. DMUX Reference Buffer



The only care to be taken to terminate these output buffers properly is to make sure that the output current **Ir never exceeds 36 mA**.

The relationship between VTT, R, Ir and Vout (output voltage level) is given here:

$$Ir = \frac{Vout - Vtt}{R}$$

6. Block Diagram

6.1 TS81102G0 DMUX

Figure 6-1. TS81102G0 DMUX Block Diagram



6.2 TS8388B ADC

Figure 6-2. TS8388B ADC Block Diagram



6.3 TS83102G0 ADC

Figure 6-3. TS83102G0 ADC Block Diagram



7. Internal Timing Diagram

7.1 DMUX Timing Diagram

This diagram corresponds to an established operation of the DMUX with Synchronous Reset.

Figure 7-1. DMUX Timing Diagram



7.2 ADCs Timing Diagrams

The timing diagrams for the TS8388B and TS83102G0 ADCs are similar. Care should only be taken regarding the values of the specified timings (Refer to the corresponding device data sheets for more details).

Figure 7-2. Data Ready Reset, Clock Held at LOW Level



Figure 7-3. Data Ready Reset, Clock Held at HIGH Level



8. ADC and DMUX Testbench

Figure 8-1. Example of ADC and DMUX Testbench



How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v ltd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493

Fax: +44 (0)1245 492492

mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500

Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29

82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0

Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

Americas

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: hotline-bdc@e2v.com